

---

# Test Automation in Industrial Automation



UCAAT 2013, 23rd October, Paris

---

**Barath Kumar**

**inIT** – Institute of Industrial Information Technologies, Lemgo, Germany

**Shiraz Gilani**

**Fraunhofer IOSB-INA**, Anwendungszentrum Industrial Automation  
Lemgo, Germany

---

# Why test automation is required in Industrial automation

---

Due to problems in conventional manual testing:

- Cost intensive
- Requires high effort
- Unproductive (time consuming)
- Often inadequate (error prone)
- Low coverage

---


# Objective

---

To test :


- new control software of Programmable logic controllers (PLC)s
- modified PLC logic
- migrating Systems

# Test setup




**Manufacturing Automation setup**

# Test setup



## Manufacturing Automation setup


# Test setup – Hardware in the the loop



# Case study: Lemgo Model Factory (LMF)



# Industrial automation environment





# Industrial automation environment



# Industrial automation environment



---

# Industrial automation complexities

---

- Hybrid system nature
- Non-deterministic
- Timed nature (real-time systems)

---


# Pilot project: test focus

---

To identify:

- Logical Errors
  - e.g. if a funnel is blocked , does the PLC stop the conveyor belt?
- Timing Errors
  - e.g. if a funnel is blocked, does the PLC stop the conveyor in the pre-defined duration?
- Plant Errors
  - e.g. if a sensor is broken can the PLC still handle the plant appropriately

# Pilot project framework







# Model



```
[iCounter == iCounterAfterMaxFull]/  
iCounter = 0;  
xSilo2MaxFlag = false;
```

```
this:Message[]/  
O_xAspirator1 = true;
```

State6

[else]/

```
this:Message[]/  
O_xConveyorBelt = true;
```

State7

```
[xFillTimeIsOver || I_xSilo1MinFull == false || I_xSilo2MaxFull == true || I_xFunnel1blocked == true]/
```

```
this:Message[]/  
O_xConveyorBelt = false;
```

```
this:Message[]/  
xStart1Sta3 = true;  
xSta1Running = false;
```

State8


State9

## Actuators signals



```
[iCounter == iCounterAfterMaxFull]/  
iCounter = 0;  
xSilo2MaxFlag = false;
```


this:Message[]/  
O\_xAspirator1 = true;



[else]/


this:Message[]/  
O\_xConveyorBelt = true;

[xFillTimeIsOver || I\_xSilo1MinFull == false || I\_xSilo2MaxFull == true || I\_xFunnel1blocked == true]/



this:Message[]/  
O\_xConveyorBelt = false;

this:Message[]/  
xStart1Sta3 = true;  
xSta1Running = false;



## Sensor signals



# Commercial tool generated test cases

1	Message	in	0.0
	O_xAspirator1	true	
	O_xConveyorBelt	true	
	I_xFunnel1blocked	true	
	I_xSilo1MinFull	true	
	I_xSilo1ToMinLevel	true	
	I_xSilo2MaxFull	true	
	I_xSilo2MinFull	true	
	xSta1Running	true	
	st	true	
	xSilo2MaxFlag	true	
	xFillTimeIsOver	true	
	xStart1Sta3	true	
	xCycleReady	true	
	I_xAirPressureON	true	
	I_xKeySwitchON	true	
	xInitReadySta1_2	true	
	xStart1Sta2	true	
	iCounter	0 (0x0 0o0 0b0)	
	iCounterAfterMaxFull	0 (0x0 0o0 0b0)	
	iState1	0 (0x0 0o0 0b0)	

# Adapted test cases

1 Message

O_xAspirator1	true
O_xConveyorBelt	true
I_xFunnel1blocked	true
I_xSilo1MinFull	true
I_xSilo1ToMinLevel	true
I_xSilo2MaxFull	true
I_xSilo2MinFull	true
xSta1Running	true
st	true
xSilo2MaxFlag	true
xFillTimeIsOver	true
xStart1Sta3	true
xCycleReady	true
I_xAirPressureON	true
I_xKeySwitchON	true
xInitReadySta1_2	true
xStart1Sta2	true
iCounter	0 (0x0 0o0 0b0)
iCounterAfterMaxFull	0 (0x0 0o0 0b0)
iState1	0 (0x0 0o0 0b0)

Generated\_Test\_Cases - Notepad

```
File Edit Format View Help
1111111111111000;1;31;11111111111111000;32;4;11111111111111000;27;30;11111111111111001;6;18;
11111111111111000;27;49;11111111111111000;27;44;11111111111111000;60;39;
11111111111111000;50;30;11111111111111000;25;21;11111111111111000;24;6;11111111111111001;23;27;
11111111111111000;57;18;
11111111111111000;51;16;1011111101111111000;13;44;1111111101111111000;13;39;11111111111111000;47;11;
11111111111111000;45;10;11111111111111000;13;54;11111111111111000;23;26;11111111111111001;11;45;
11111111111111000;6;34;11111111111111000;18;4;10111111111111000;23;21;00111111111111000;2;57;
11111111111111000;13;1;11111111111111000;56;25;
11111111111111000;17;38;11111111111111000;42;34;11111111111111000;18;44;11111111111111001;57;44;
11111111111111000;3;55;11111111111111000;4;26;1011111101111111000;49;53;11111110111111000;34;36;
11111110111111000;56;58;10111111111111000;6;12;1011111101111111000;51;23;11111110111111000;20;22;
11111111111111000;44;31;11111111111111000;49;37;11111111111111000;2;4;11111111111111001;47;11;
11111111111111000;9;6;11111111111111000;19;32;1011111101111111000;13;44;11111110111111000;44;28;
1111111101111111000;55;36;10111111111111000;21;51;10111111111111000;41;24;00111111111111000;57;7;
```



# Test verdict

PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS;	---->	Testcase 2 : Over All Verdict = PASS;
PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS;	---->	Testcase 3 : Over All Verdict = PASS;
PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; FAIL; PASS; PASS; PASS;	---->	Testcase 4 : Over All Verdict = FAIL;
PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS;	---->	Testcase 5 : Over All Verdict = PASS;
PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS;	---->	Testcase 6 : Over All Verdict = PASS;
PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS; PASS;	---->	Testcase 7 : Over All Verdict = PASS;

# Logical errors - results

Module ID	Inserted Errors	Detected Errors
1	24	16
2	24	14
3	42	27
4	88	53
5	36	22
6	122	108
7	48	34

# Timing errors - results

Module ID	Error Log	
1 to 7	Correctly detected errors :	287
	Undetected errors :	36
	False detection :	51

# Plant errors - results

Module ID	Inserted Errors	Detected Errors
1	10	4
2	11	4
3	14	6
4	3	0
5	10	4
6	46	17
7	11	5

**I am done ! 😊**